Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/17249
Title: MMCacheSim: A Highly Configurable Matrix Multiplication Cache Simulator
Authors: Ristov, Sashko 
Gushev, Marjan 
Anchev, Nenad
Atanasovski, Blagoj
Keywords: CPU Cache, Multiprocessor, HPC, Simulation
Issue Date: Sep-2012
Conference: ICT Innovations
Abstract: Memory access is the bottleneck of all computations. CPU cache is introduced to speed up accessing reused and local data. Matrix multiplication is the most common representative of many linear algebra algorithms which performance directly depends of the cache. Many cache parameters exist and impact the overall computing performance such as cache type, line, size, level, associativity, and replacement policy. Therefore an optimal architecture to execute certain compute and memory intensive algorithm is desirable in most applications. We have developed MMCacheSim simulator to predict matrix multiplication performance on particular existing or non-existing multiprocessor. MMCacheSim simulates the execution time and number of cache misses that matrix multiplication algorithm performs with particular matrix size and element size executing on processor with different cache size, line, level associativity, and replacement policy.
URI: http://hdl.handle.net/20.500.12188/17249
Appears in Collections:Faculty of Computer Science and Engineering: Conference papers

Files in This Item:
File Description SizeFormat 
ICTI_2012_submission_44.pdf282.04 kBAdobe PDFView/Open
Show full item record

Page view(s)

33
checked on Apr 19, 2024

Download(s)

9
checked on Apr 19, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.