Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/17247
Title: Proceedings of the ITI 2013 35th international conference on information technology interfaces
Authors: Ristov, Sashko 
Gushev, Marjan 
Anchev, Nenad
Atanasovski, Blagoj
Keywords: FIFO, HPC, LRU, Performance, Speedup
Issue Date: 12-Sep-2012
Publisher: Springer, Berlin, Heidelberg
Conference: International Conference on ICT Innovations
Abstract: Matrix multiplication is compute intensive, memory demand and cache intensive algorithm. It performs O(N3) operations, demands storing O(N2) elements and accesses O(N) times each element, where N is the matrix size. Implementation of cache intensive algorithms can achieve speedups due to cache memory behavior if the algorithms frequently reuse the data. A block replacement of already stored elements is initiated when the requirements exceed the limitations of cache size. Cache misses are produced when data of replaced block is to be used again. Several cache replace policies are proposed to speedup different program executions. In this paper we analyze and compare two most implemented cache replacement policies First-In-First-Out (FIFO) and Least-Recently-Used (LRU). The results of the experiments show the optimal solutions for sequential and parallel dense matrix multiplication algorithm. As the number of operations does not depend on cache replacement policy, we define and determine the average memory cycles per instruction that the algorithm performs, since it mostly affects the performance.
URI: http://hdl.handle.net/20.500.12188/17247
Appears in Collections:Faculty of Computer Science and Engineering: Conference papers

Files in This Item:
File Description SizeFormat 
ICEST Dataflow V1.1.pdf369.95 kBAdobe PDFView/Open
Show full item record

Page view(s)

32
checked on Apr 30, 2024

Download(s)

81
checked on Apr 30, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.