Ве молиме користете го овој идентификатор да го цитирате или поврзете овој запис: http://hdl.handle.net/20.500.12188/17224
Наслов: EDUCache Simulator for Teaching Computer Architecture and Organization
Authors: Marjan Gusev
Blagoj Atanasovski
Sasko Ristov
Nenad Anchev
Keywords: Cache; CPU; Education; Multi-processor; Performance
Issue Date: 13-мар-2013
Publisher: IEEE
Conference: 2013 IEEE Global Engineering Education Conference (EDUCON)
Abstract: Teaching computer architecture requires a lot of effort by the instructor. Introduction of simulators can improve the teaching process and increases student willingness and easier ability to learn the material. There are many visual simulators that cover courses about computer architecture and design. In this paper we present our EDUCache simulator as a supporting tool in the process of understanding the concepts of both computer architecture and computer organization. It focuses on understanding modern multi-layer, multi-cache and multi-core multi-processors. Apart of EDUCache’s features to teach the students about the fundamentals of computer architecture and organization, it can be also used for performance engineering of software systems, i.e. the students will also discover the importance of necessity of computer architecture which will increase their curiosity for hardware courses in general.
URI: http://hdl.handle.net/20.500.12188/17224
Appears in Collections:Faculty of Computer Science and Engineering: Conference papers

Files in This Item:
File Опис SizeFormat 
EDUCache_Simulator_for_teaching_Undergraduate_Computer_Architecture_Students_V2.5.pdf433.14 kBAdobe PDFView/Open
Прикажи целосна запис

Page view(s)

28
checked on 18.7.2024

Download(s)

39
checked on 18.7.2024

Google ScholarTM

Проверете


Записите во DSpace се заштитени со авторски права, со сите права задржани, освен ако не е поинаку наведено.