Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/16640
Title: FPGA implementation of IPv6 header processor
Authors: Todorov, Zdravko
Efnusheva, Danijela
Cholakoska, Ana
Kalendar, Marija 
Issue Date: Mar-2021
Publisher: Anhalt University of Applied Sciences
Conference: International Conference on Applied Innovations in IT, ICAIIT 2021
URI: http://hdl.handle.net/20.500.12188/16640
DOI: 10.25673/36577
Appears in Collections:Faculty of Electrical Engineering and Information Technologies: Conference Papers

Show full item record

Page view(s)

35
checked on Apr 18, 2024

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.