Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.12188/16640| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Todorov, Zdravko | en_US |
| dc.contributor.author | Efnusheva, Danijela | en_US |
| dc.contributor.author | Cholakoska, Ana | en_US |
| dc.contributor.author | Kalendar, Marija | en_US |
| dc.date.accessioned | 2022-02-21T11:00:32Z | - |
| dc.date.available | 2022-02-21T11:00:32Z | - |
| dc.date.issued | 2021-03 | - |
| dc.identifier.uri | http://hdl.handle.net/20.500.12188/16640 | - |
| dc.language.iso | en | en_US |
| dc.publisher | Anhalt University of Applied Sciences | en_US |
| dc.title | FPGA implementation of IPv6 header processor | en_US |
| dc.type | Proceeding article | en_US |
| dc.relation.conference | International Conference on Applied Innovations in IT, ICAIIT 2021 | en_US |
| dc.identifier.doi | 10.25673/36577 | - |
| item.grantfulltext | none | - |
| item.fulltext | No Fulltext | - |
| crisitem.author.dept | Faculty of Electrical Engineering and Information Technologies | - |
| Appears in Collections: | Faculty of Electrical Engineering and Information Technologies: Conference Papers | |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.