Kalendar, Marija
Full Name
Kalendar, Marija
Main Affiliation
Email
marijaka@feit.ukim.edu.mk
Loading...
2
0
5
0
false
Loading...
3
0
5
0
false
Publications
(Articles)
Results 1-3 of 3 (Search time: 0.004 seconds).
| Preview | Title | Author(s) | Issue Date | Type | |
|---|---|---|---|---|---|
| 1 | FPGA design of IP packet filter based on SNORT rules | Efnusheva, Danijela; Cholakoska, Ana; Kalendar, Marija | Mar-2020 | Proceeding article | |
| 2 | FPGA implementation of IPv6 header processor | Todorov, Zdravko; Efnusheva, Danijela; Cholakoska, Ana; Kalendar, Marija | Mar-2021 | Proceeding article | |
| 3 | Hardware Implementation of IP Packet Filtering in FPGA | Cholakoska, Ana; Efnusheva, Danijela; Kalendar, Marija | 2019 | Proceeding article |