2. Repository of UKIM
  3. Faculty of Electrical Engineering and Information Technologies
  4. Faculty of Electrical Engineering and Information Technologies: Conference Papers

Repository of UKIM


Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/16634
Title: Hardware Implementation of IP Packet Filtering in FPGA
Authors: Cholakoska, Ana
Efnusheva, Danijela
Kalendar, Marija 
Keywords: FPGA,
IP Header Fields Extracting,
IP Packet Filtering,
Network IDS Systems
Issue Date: 2019
Publisher: Anhalt University of Applied Sciences
Conference: International Conference on Applied Innovation in IT, ICAIIT 2019
URI: http://hdl.handle.net/20.500.12188/16634
Appears in Collections:Faculty of Electrical Engineering and Information Technologies: Conference Papers

Show full item record

Page view(s)

36
checked on Apr 26, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.