Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/25583
Title: TEMPUS JEP 41107-2006-SYSTEM ON CHIP DESIGN, OVERVIEW OF THE REALIZATION
Authors: Litovski, V
Nieto-Taladriz, O
Zwolinski, M
Trajanov, Dimitar 
Bojanić, S
Petković, P
Grnarov, Aksenti
Issue Date: 2010
Conference: XVI Conference DEVELOPMENT TRENDS
Abstract: The TEMPUS JEP 41107 grant was awarded to four Universities. Two of them from the former Yugoslavia (Serbia, University of Niš, Faculty of Electronic Engineering, and Macedonia, Ss. Cyril and Methodius, University of Skopje, Faculty for electronic engineering and computer sciences), and two from the European Union (Spain, Universidad Politecnica de Madrid, and Great Britain, University of Southampton). The main target of the project was the development and implementation (including accreditation) of a new curriculum: “System on chip design”. In this paper we will review the activities and the achievements of this project as it comes to an end. Experiences related to implementation and mutual collaboration will be outlined briefly, too.
URI: http://hdl.handle.net/20.500.12188/25583
Appears in Collections:Faculty of Computer Science and Engineering: Conference papers

Files in This Item:
File Description SizeFormat 
W6.pdf729.15 kBAdobe PDFView/Open
Show full item record

Page view(s)

37
checked on Apr 26, 2024

Download(s)

4
checked on Apr 26, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.