Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.12188/24198| Title: | Exploring the Register Renaming Design Space Using the Supersim Simulator | Authors: | Mishev, Anastas Gushev, Marjan |
Keywords: | register renaming, superscalar processor, out of order, simulation | Issue Date: | 2001 | Publisher: | Institute of Informatics, Faculty of Natural Sciences and Mathematics, Ss. Cyril and Methodius University in Skopje, Macedonia | Conference: | CIIT 2001 | Abstract: | Usage of simulators in the process of processor development is very common thing. Simulators are used mainly in designing new techniques to improve performances. Main purpose of all these techniques is extracting more parallelism by resolving dependencies. Register renaming is a mechanism for coping with false data dependencies. Exploring the design space for register renaming gives plenty of opportunities to improve the overall performance. | URI: | http://hdl.handle.net/20.500.12188/24198 |
| Appears in Collections: | Faculty of Computer Science and Engineering: Conference papers |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| 2CiiT-05.pdf | 571.53 kB | Adobe PDF | View/Open |
Page view(s)
47
checked on Apr 20, 2024
Download(s)
19
checked on Apr 20, 2024
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.