Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12188/24187
DC FieldValueLanguage
dc.contributor.authorMishev, Anastasen_US
dc.contributor.authorGushev, Marjanen_US
dc.date.accessioned2022-11-07T08:12:44Z-
dc.date.available2022-11-07T08:12:44Z-
dc.date.issued2005-
dc.identifier.urihttp://hdl.handle.net/20.500.12188/24187-
dc.description.abstractThe usage of simulator in teaching computer architecture courses has proven to be the most acceptable way, especially when the simulators offer rich graphical and visual representation of the architecture. In this paper we present several simulators used to teach ILP (Instruction Level of Parallelism) courses. The simulators cover wide area of concepts such as internal logic organization, datapath, control, memory behavior, register renaming, branch prediction, and overall out of order execution. Special dedicated simulators cover details in internal organization like Tomasulo approach and scoreboard for organization of reservation stations. This innovative approach in laboratory exercises is used for advanced ILP course.en_US
dc.relation.ispartofFacta universitatis-series: Electronics and Energeticsen_US
dc.subjectcomputer architecture education, instruction level parallelism, simulators, superscalar microprocessors, Tomasulo algorithm, Scoreboard algorithmen_US
dc.titleSimulators for courses in advance computer architectureen_US
dc.typeArticleen_US
item.grantfulltextopen-
item.fulltextWith Fulltext-
crisitem.author.deptFaculty of Computer Science and Engineering-
crisitem.author.deptFaculty of Computer Science and Engineering-
Appears in Collections:Faculty of Computer Science and Engineering: Journal Articles
Files in This Item:
File Description SizeFormat 
0353-36700502237M.pdf298.71 kBAdobe PDFView/Open
Show simple item record

Page view(s)

29
checked on May 11, 2024

Download(s)

4
checked on May 11, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.