Ве молиме користете го овој идентификатор да го цитирате или поврзете овој запис:
http://hdl.handle.net/20.500.12188/19646| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Zdraveski, Vladimir | en_US |
| dc.contributor.author | Dimitrovski, Andrej | en_US |
| dc.contributor.author | Trajanov, Dimitar | en_US |
| dc.date.accessioned | 2022-06-27T11:30:18Z | - |
| dc.date.available | 2022-06-27T11:30:18Z | - |
| dc.date.issued | 2014 | - |
| dc.identifier.uri | http://hdl.handle.net/20.500.12188/19646 | - |
| dc.description.abstract | A huge part of the HDL development process is spent on testing and simulation. Supporting the idea of a testbench design automation, we present a module of the HDL IP Cores system, integrated with a client-side eclipse plug-in, as an automatic testbench search engine embedded inside the designer's native programming environment. The concept is extended with the use of a simulator for compatibility verification and existing results ranking improvement. | en_US |
| dc.subject | automation, HDL, search, testbench, verification | en_US |
| dc.title | HDL IP Cores System as an Online Testbench Provider | en_US |
| dc.type | Proceeding article | en_US |
| dc.relation.conference | Proceedings of the 5th Small Systems Simulation Symposium 2014, Nish, Serbia, | en_US |
| item.fulltext | With Fulltext | - |
| item.grantfulltext | open | - |
| crisitem.author.dept | Faculty of Computer Science and Engineering | - |
| crisitem.author.dept | Faculty of Computer Science and Engineering | - |
| Appears in Collections: | Faculty of Computer Science and Engineering: Conference papers | |
Files in This Item:
| File | Опис | Size | Format | |
|---|---|---|---|---|
| 20 HDL IP Cores System as an Online Testbench Provider.pdf | 175.23 kB | Adobe PDF | View/Open |
Page view(s)
100
checked on 20.7.2025
Download(s)
26
checked on 20.7.2025
Google ScholarTM
Проверете
Записите во DSpace се заштитени со авторски права, со сите права задржани, освен ако не е поинаку наведено.